Abstract-This experimental study reports a systematic investigation of Safe Operating Area limits in AlGaN/GaN HEMT using sub-μs pulse characterization with on the fly Raman and CV characterization to probe defect and stress evolution across the device. Influence of a recess depth on SOA boundary is analyzed. Post failure analysis corroborates well with the failure physics unveiled in this work.
I. INTRODUCTION
The outstanding properties of Gallium Nitride (GaN) such as wide bandgap (3.4 eV), high breakdown field (3.3 MV/cm), good thermal conductivity (1.3 W/cm 2 -K) and low dielectric constant (9) have triggered the replacement of Si by GaN in power device applications. GaN based high electron mobility transistor (HEMT) have shown outstanding performance in high power and high frequency domain [1] . Despite the attractive performance/cost ratio, poor reliability of GaN HEMT is a major hurdle to its large-scale penetration in power device market. Therefore, reliability of AlGaN/GaN HEMT is now a topic of intense research. Long term reliability of these devices has been studied in greater details in the recent literature [1] - [7] . However, a clear understanding of the physical phenomena active under high electric field and high current injection conditions, which define the safe operating area (SOA) limit in GaN HEMT, is still missing in the literature [8] , [9] . Therefore, a study to gain insight into possible degradation mechanisms which limit the SOA reliability in GaN HEMT is a worthwhile effort. The present experimental study aims to systematically investigate the evolution and influence of mechanical stress and defects across AlGaN/GaN system, using on the fly Raman spectroscopy during high field and current stress. Raman spectroscopy has been widely used for thermal analysis [10] - [13] and stress distribution studies [14] - [16] in GaN HEMT. For the first time, in this work, Raman spectroscopy is used to probe dynamics of trap induced stress which limits the SOA boundary in AlGaN/GaN HEMT. Impact of various technology parameters on SOA reliability is studied. TCAD simulation and post failure analysis of devices provide insight into the degradation physics.
II. DEVICE FABRICATION AND PROCESSING AlGaN/GaN HEMTs were fabricated on the layer stack as shown in Fig. 1 , which was grown on Si (111) using MOCVD, with and without carbon doping in buffer.
Ti/Al/Ni/Au metal stack was deposited using e-beam evaporation and later annealed at 870°C to realize source/drain Ohmic contacts. Devices were MESA isolated on wafer using Chlorine chemistry by Inductively Coupled Plasma -Reactive Ion Etching. O2/BCl3 based atomic layer etching was employed to achieve controlled gate recess. D-mode and Emode devices with varying recess depths were fabricated. Post dielectric deposition and dielectric anneal, Ni/Au gate was deposited followed by soft anneal. All the devices consist of dielectric passivation and field plate.
III. DEVICE CHARACTERIZATION
Pulse I-V characterization of HEMT devices was done using pulses of 100 ns duration with 1 ns rise time to determine the SOA boundary and failure threshold. Subbandgap UV (365 nm) assists in carrier de-trapping in GaN. Therefore, devices were tested under dark or with UV to study the impact of trapping on SOA reliability. After each pulse, linear drain to source dc current (IDS) was spot measured at small dc bias to monitor device degradation. DC I-V and capacitance-voltage (C-V) characterization was done at regular intervals between stress routine to record the change, if any, in device parameters and capture the evolution of traps in different regions of the device with stress. Raman peaks native to GaN, shift with mechanical/electrothermal strain. Therefore, 2D stress profile was recorded across source-drain region, at regular intervals during the test, using on the fly 2D Raman mapping, as depicted in Fig.1 . All the experiments were conducted at room temperature. IV. SAFE OPERATING AREA Initially, a commercial p-GaN gate E-mode HEMT was characterized to determine its SOA boundary. Figure 2(a) shows the pulse I-V characteristics with SOA. The associated degradation in spot measured drain current, under high field and high current stress conditions is depicted in Fig. 2(b) . As seen, the device degraded to different extent at different gate bias, with maximum degradation in OFF-state. These results depict the importance of this study and highlight the universal nature of degradation trends presented in this work. Next, pulse I-V characterization of fabricated device was done under dark and with UV exposure, to independently determine impact of traps and self-heating on the SOA boundary as shown in Fig. 3 (a). Significant improvement in SOA was observed with UV exposure, which signifies the hidden role of surface and/or buffer traps on SOA reliability. A comparison of drain current degradation trends captured in dark and UV condition, is presented in Fig. 3(b) . It reveals, negligible degradation in presence of UV whereas the drain current faced significant degradation in dark. And the same observation persists at different gate bias. Possibly, UV exposure de-traps the carries trapped at different locations in the device, and mitigates the device degradation.
A. Influence of Carrier Trapping
To understand, the physics of SOA improvement with UV, in further detail, a HEMT structure was simulated in TCAD at different buffer trap concentrations. And the electric field distribution in channel was extracted in each case as shown in Fig. 3 (c). It revealed that the peak electric field in the channel shifts from gate to drain edge in presence of buffer traps, which is equivalent to the case of I-V measurements done under dark. In absence of traps the electric field peaks at the gate edge which occurs when the UV exposure was present while stressing the device. Therefore, traps can modify the field distribution and hereby potentially govern the device degradation via field driven mechanisms like inverse piezoelectric effect and influence the SOA boundary of AlGaN/GaN HEMTs. Here, effect of surface states is not studied, as the devices used in this study were passivated.
B. Influence of Stress
Now, as it is clear that traps can modify the field distribution in GaN HEMT, one would be curious to study its impact, if any, on the mechanical stress introduced in the device via inverse piezoelectric effect. A device was stressed under dark and UV conditions. 2D map of the stress distribution in source to drain region was recorded using on the fly Raman spectroscopy at regular intervals during the stress. Figure 4(a) shows the Raman map recorded in the pristine device, before stress that is under zero bias condition. It unveils the presence of high compressive stress under the gate finger. Then the device is stressed in OFF-state, under dark condition and the corresponding stress map is shown in Fig. 4(b) . It reveals that compressive stress builds up at the drain edge and in drift region, under the dark condition. On the other hand, with UV illumination compressive stress was missing in the drain and drift region, and it was present only under the gate as depicted in Fig. 4(c) . This result corroborates well with observation of trap induced field shift in GaN HEMT. Compressive stress develops at the drain edge due to excessive trapping, which shifts the peak electric field from gate to drain edge. UV exposure de-trapped the carriers and restored the peak stress to the gate finger. When the device is stressed under ON state, Raman peaks for GaN; E 2-H (567.5 cm -1 ) and A0-L (735 cm -1 ), shift towards left with increasing stress at the drain as depicted in Fig. 4(d) . This unveils that the tensile stress at the gate edge towards drain, increases with drain voltage. The increased mechanical stress creates defects/cracks in gate/drift region when its elastic energy hits a critical value [17] . DC I-V and C-V measurement were done at regular intervals during the test. Trap density was extracted in gate, gate-source and gatedrain regions at different stress levels. Figure 5(a) shows the variation in trap density in various regions of the device. A significant increase in trap density is noticed in the gate-drain region [9] with increasing drain stress. Here gate-to-drain trap density increases at a much higher rate than in the gate-tosource region. This is attributed to the piezoelectric stress developed in gate-drain region which generates new defects as discussed above. Moreover, a positive V TH shift is observed with stress, as depicted in Fig. 5(b) and it points to accumulation of negative charge underneath gate via electron trapping. Also, the increased device RON and degraded drain current, point to electron trapping in gate-drain region. shows stress accumulates at drain edge when device is tested under dark condition, while stress builds up at gate edge with UV exposure as shown in (c). In dark, trapping in buffer and barrier region, causes peak electric field to shift to drain edge as seen in simulation result (Fig. 3c) . UV exposure, suppressed trapping by de-trapping carriers and restored the peak field back to gate edge as evident from increased stress at gate under UV in Fig.(c) . Fig.(d) shows Raman spectra spot measured, under ON-state, at gate edge towards drain at different drain stress. Left shifting in E2(H) (567.5 cm -1 ) and A1(LO) (730cm -1 ) Raman peaks of GaN reveal increased tensile stress at gate edge with increase in drain voltage. 
C. Influence of Gate Recess
Devices with different recess depth were characterized to determine their SOA boundary as shown in Fig. 6(a)-(d) . Device without gate recess exhibited a narrower SOA as depicted in Fig. 6(a) , while in devices with full recessed gate, the failure occurred at a fixed drain voltage independent of applied gate bias as seen in Fig. 6(d) . This reveals field limited SOA in fully recessed structure and points to a possibility of field modulation with recess depth, as discussed later. A comparative analysis of SOA boundaries of devices with different recess depth is done as in Fig. 6(e) . It reveals that SOA boundary shifts with recess depth and it can be maximized using an optimum recess depth or with a partial recessed gate. To further understand it, the linear drain current was spot measured in each case. Figure 7 (a) presents a comparison of distinct degradation trends in drain current as function of gate recess depth. It unveils that the percentage degradation in the device reduces with increase in recess depth. Devices without recess undergo up-to 30% degradation in drain current, while devices with 15 nm recess depth degrades only up-to 10%. On the other hand, fully recessed devices suffered from maximum degradation of 90%. To understand the underlying physics, TCAD simulation of a device was done for different gate recess depth and variation in electric field distribution in channel, is determined for different recess depths as depicted in Fig. 7(b) . It shows that in case of non-recessed or fully recessed structure, the electric field peaks at either the gate or drain edge. However, for intermediate optimum recess depth, the field redistributes such that peak field gets suppressed both on gate and drain edges.
Field suppression at drain reduces impact ionization rate and avoids early avalanche in device. Low field at gate, slows the hotspot formation and hot electron induced degradation. Therefore, redistribution of channel field with suppressed peaks at optimum recess depth, improves device reliability and broadens the SOA. This explains the as observed dependence of SOA on recess depth. in this work.
V. FAILURE ANALYSIS
After pulse characterization, the damaged regions of failed devices were analyzed using Scanning Electron Microscopy (SEM), Energy Dispersive X-Ray Spectroscopy (EDX) and Transmission Electron Microscopy (TEM) to gain physical insight into the underlying degradation mechanism. Figure  8(a) shows the post failure SEM micrograph of a device which failed in OFF-state under UV condition. It depicts a part of gate metal finger blown-off at failure without any trace of material melting. This highlights the possibility of purely field driven failure. Presence of cracks underneath gate, towards drain side, reveal that the damage occurred due to high mechanical stress at gate edge. This observation nicely corroborates with the Raman stress map shown in Fig.  4(c) where the region under gate finger was found to be always under a compressive stress. The inverse piezoelectric effect introduces mechanical strain at gate because the channel electric field peak peaks at the gate edge in absence of carrier trapping as revealed by TCAD results in Fig 3(c) . SEM image of a device which failed at a stress of 10 ns pulse duration is shown in Fig. 8(b) . It unveils multiple damages formed along the gate edge in the gate-drain region. MOCVD grown AlGaN/GaN stack, possess a finite defect density which can introduce non-uniformity in carrier trapping and associated peak field shift, at drain, along the device width. Enhanced impact ionization and carrier injection into the buffer, in these localized high field regions invokes avalanche instability and causes multiple damages [9] as seen in Fig.  8(b) . Figure 8 failed under OFF-state is shown in Fig. 8(d) . It shows failure occurred with a crack in gate-drain region and gate metal folding exclusively at the drain side gate edge. Metal melting/folding reveals the thermal nature of the failure. TEM cross-section was taken along the gate edge (white dotted line in Fig. 8d ). It unveils the presence of a dislocation at the gate edge, as shown in Fig. 8(d1) , which caused failure. The crosssectional image in Fig. 8 (d2) also reveals that the damage occurred deep in the buffer with the newly formed crack reaching till the Si substrate. This can be explained as follows; dislocations provide parasitic path for current leakage and material diffusion. This weakens the material strength via electro-chemical reactions [18] and creates local damages.
VI. CONCLUSION This work investigates influence of key technology parameters on the SOA limits of AlGaN/GaN HEMTs. SOA boundary in OFF-state was found to deteriorate due to compressive stress at drain-gate edge. Carrier trapping shifts peak electric field towards drain which results in stress accumulation at drain edge. ON-state SOA limited by tensile stress in the gate-to-drain region. Increased stress leads to defect generation and increased trap density in gate-drain region. OFF-state failure was found to be field driven while ON-state failure exhibited thermal nature. We found that electric field profile in channel and buffer can be tuned by controlling the recess depth, which directly affects device degradation and the SOA boundary in AlGaN/GaN HEMTs.
